-
How transitions from state to state are triggered?
-
A clock circuit is a mechanism that triggers FSM state transitions.
-
In digital logic terms, clock is a signal that alternates between 0 and 1.
-
The above picture shows repeated sequence of 3 signals, called clock cycles, or intervals.
-
In digital logic circuits, the transition from one FSM state to another occurs at the start of each clock cycle.
-
Clock cycle includes both 1 and 0 signals: 1 triggers transition, 0 allows to update internal information associated with the new state.