| <<< Pipelining - laundry room analogy | Index | MIPS Instruction pipeline example >>> |
Pipeline stages:
IF - Instruction Fetch
ID - Instruction Decode
EX - EXecute
ME - MEmory access
WB - Write Back
| <<< Pipelining - laundry room analogy | Index | MIPS Instruction pipeline example >>> |