<<< Store Result Phase | Index | Properties of Memory >>> |
Place the address of the location to be written on the address bus via MAR.
Place the data to be written on the data bus via MDR.
Activate the memory write control signal on the control bus.
Wait for the memory to store the data at the addressed location.
Drop the memory write control signal to terminate the write cycle.
A simple Pentium memory write cycle takes 3 clocks:
Steps 1-2 and 4-5 are done in one clock cycle each.
For slower memories, wait cycles will have to be inserted.
<<< Store Result Phase | Index | Properties of Memory >>> |